Deep Neural Networks are becoming increasingly popular in always-on IoT edge devices performing data analytics right at the source, reducing latency as well as energy consumption for data communication. This paper presents CMSIS-NN, efficient kernels developed to maximize the performance and minimize the memory footprint of neural network (NN) applications on Arm Cortex-M processors targeted for intelligent IoT edge devices. Neural network inference based on CMSIS-NN kernels achieves 4.6X improvement in runtime/throughput and 4.9X improvement in energy efficiency.
Introduction
Connected devices -otherwise known as the Internet of Things (IoT) -have been rapidly proliferating over the past few years and are predicted to reach 1 trillion across various market segments by 2035 [1] . These IoT edge devices typically consist of sensors collecting data -such as audio, video, temperature, humidity, GPS location and acceleration -which is then processed and communicated with other nodes or the cloud. Currently, the data from the sensors are processed by analytics tools in the cloud to enable a wide range of applications, such as industrial monitoring and control, home automation and health care. However, as the number of the IoT nodes increases, this places a considerable burden on the network bandwidth, as well as adding latency to the IoT applications. Furthermore, dependency on the cloud makes it challenging to deploy IoT applications in regions with limited or unreliable network connectivity. One solution to this problem is edge computing [2] , performed right at the source of data, i.e. the IoT edge node, thus reducing latency as well as saving energy for data communication.
In terms of accuracy, deep neural networks have demonstrated near-human performance for many complex machine learning applications such as image classification, speech recognition and natural language processing. A typical neural network (NN) for image classification consists of multiple layers of convolution based feature extractors, followed by fully-connected layers for classification, as shown in Fig. 1 . Due to the computational complexity and resource requirements, the execution of NNs has predominantly been confined to cloud computing with high-performance server CPUs or specialized hardware (e.g. GPU or accelerators), which adds latency to the IoT applications. Classification using a small neural network right at the source of the data, i.e. the IoT edge, reduces the overall latency and energy consumption of data communication between the IoT edge and the cloud.
In this work, we explore the performance optimization of neural networks on resource-constrained microcontroller based platforms, targeted for intelligent IoT edge nodes. To enable this, we have developed optimized software kernels for deploying NNs on Arm Cortex-M CPUs. Using these software kernels, we demonstrate a convolutional neural network (CNN) for CIFAR-10 dataset on an off-the-shelf Arm Cortex-M7 platform classifying 10.1 images per second with an accuracy of 79.9%. 
Overview
The overview of the neural network kernels is shown in Fig. 2 . The kernel code consists of two parts: NNFunctions and NNSupportFunctions. NNFunctions include the functions that implement popular neural network layer types, such as convolution, depthwise separable convolution, fully-connected (i.e. inner-product), pooling and activation. These functions can be used by the application code to implement the neural network inference applications. The kernel APIs are also kept simple, so that they can be easily retargeted for any machine learning framework. NNSupportFunctions include utility functions, such as data conversion and activation function tables, which are used in NNFunctions. These utility functions can also be used by the application code to construct more complex NN modules, such as Long Short Term Memory (LSTM) or Gated Recurrent Unit (GRU).
For some kernels, such as fully-connected and convolution, different versions of the kernel functions are implemented. A basic version is provided that works universally, 'as-is', for any layer parameters. We have also implemented other versions which include further optimization techniques with either transformed inputs or with some limitations on the layer parameters. Ideally, a simple script can be used to parse the network topology and automatically determine the appropriate functions to be used. 
Fixed-Point Quantization
Traditionally, NN models are trained using 32-bit floating point data representation. However, such high precision is generally not required during inference. Research has shown that NNs work well even with low-precision fixed-point representation [4, 5, 6] . Fixed-point quantization helps to avoid the costly floating-point computation and reduces the memory footprint for storing both weights and activations, which is critical for resource-constrained platforms. Although precision requirements for different networks or network layers can vary [7] , it is hard for the CPU to operate on data types with varying bit-width. In this work, we develop the kernels that support both 8-bit and 16-bit data.
The kernels adopt the same data type format as used in CMSIS [3], i.e. q7_t as int8, q15_t as int16 and q31_t as int32. The quantization is performed assuming a fixed-point format with a power-of-two scaling, i.e. the represented value will be A × 2 n , where A is the integer value and n is an integer number that indicates the location of the radix point. We pass the scaling factors for the bias and outputs as parameters to the kernels and the scaling is implemented as bitwise shift operations because of the power-of-two scaling. We use this type of quantization -instead of the 8-bit quantization used in TensorFlow [4] -to avoid the need for floating-point de-quantization in between layers, as some Arm Cortex-M CPUs may not have a dedicated floating point unit (FPU), thus limiting their floating-point computation capabilities. The other benefit of such quantization is that we can use simpler table look-up based activation, which is discussed in Section 4.5.
Software Kernels
In this section, we describe the implementation and optimization of the proposed software kernels for Arm Cortex-M CPUs. The Cortex-M [8] family of processors are 32-bit RISC processor cores that are designed for energy efficiency, and typically used as microcontrollers for deeply embedded applications. In this work, we focus on enabling neural networks on Cortex-M based systems that support SIMD instructions, especially 16-bit Multiply-and-Accumulate (MAC) instructions (e.g. SMLAD) which are very useful for NN computation.
Support Functions
Most NNFunctions use the 16-bit MAC instructions, hence data transformation is required to convert the 8-bit data type (i.e. q7_t) into 16-bit data type (i.e. q15_t). CMSIS provides a utility function, arm_q7_to_q15, to perform the data transformation. The illustration and pseudo code is shown in Fig. 3 . The data transformation is done in two steps: the first step expands the 8-bit data into 16-bit data by using the sign extension instruction (__SXT B16); the second step rearranges the data so that the output follows the same order as the input. The performance of data transformation is critical, as it is used in the inner loop inside the computation kernels. While the first step of sign extension is essential, the second step of rearranging the data can be omitted if both operands follow the same ordering. To better exploit this, we created another version of the data transformation routine without the data reordering, as shown in Fig. 4 . The routine is discussed in detail in Section 4.2. 
Matrix Multiplication
Matrix multiplication is the most important computation kernel in neural networks [9] . The implementation in this work is based on the mat_mult kernels in CMSIS. Similar to CMSIS implementation, the matrix multiplication kernel is implemented with 2 × 2 kernels, illustrated in Fig. 5 . This enables some data reuse and saves on the total number of load instructions. The accumulation is done with the q31_t data type and both operands are of q15_t data type. We initialize the accumulator with the corresponding bias value. The computation is performed using the dedicated MAC instruction __SM LAD. If the input activations or network weights are q7_t type, data expansion may be required to convert them to q15_t type. As discussed in Section 4.1, if both inputs and weights are q7_t type, we can use data transformation without reordering (as shown in Fig. 4 ) to improve performance. However, the data alignment can be tricky when the number of elements is not a multiple of 4.
The other scenario is with q7_t weights and q15_t activations. In this case, the weights can be pre-processed with the second and third byte swapped for every 32-bit word, i.e. converting [1, 2, 3, 4] into [1, 3, 2, 4] . With this pre-processing, the data transformation without reordering (as shown in Fig. 4 ) will generate q15_t data in the original order, i.e. converting [1, 3, 2, 4] back to [1, 2, 3, 4] . This pre-processing is only for the network weights and can be reused for different inputs. Alternatively, the pre-processing can be performed offline when generating the network model.
We consider the fully-connected layer to have a batch size of one, so the main computation becomes matrix-vector multiplication. Similar to matrix-matrix multiplication, matrix-vector multiplication can also be implemented with a 1 × 2 kernel size to improve performance. Supporting a large kernel can further improve performance, but may be limited by the total number of registers. Arm Cortex-M cores have 16 architectural registers, including PC and LR. This limited number of registers can be a challenge if we want to implement larger kernels.
Since the weights are kept constant and re-used during inference, we can reorder the matrix weights so that row data are interleaved and can be read with only one pointer access. This weight reordering is illustrated in Fig. 6 . During the matrix-vector multiplication, the same q7_to_q15 function, without reordering, is used to expand the q7_t data into q15_t as shown in Fig. 7 . In this way, we can fit the 1 × 4 kernels using the available registers. 
Convolution
A convolution layer extracts a new feature map by computing a dot product between filter weights and a small receptive field in the input feature map. Typically, a CPU-based implementation of convolution is decomposed into input reordering and expanding (i.e. im2col, image-to-column) and matrix multiplication operations. im2col is a process of transforming the image-like input into columns that represent the data required by each convolution filter. An example of im2col is shown in Fig.8 . One of the main challenges with im2col is the increased memory footprint, since the pixels in the input image are repeated in the im2col output matrix. To alleviate the memory footprint issue while retaining the performance benefits from im2col, we implemented a partial im2col for our convolution kernels. The kernel will only expand a limited number of columns (e.g. 2), sufficient to get the maximum performance boost from the matrix-multiplication kernels while keeping memory overhead minimal.
The image data format can also affect the performance of convolution, especially im2col efficiency [10] . With a batch size of one, the convolution operation is a 2D convolution (i.e. the convolution window can move in two directions) on 3D data, as shown in Fig. 9 . The two most common image data formats are Channel-Width-Height (CHW), i.e. channel last, and Height-WidthChannel (HWC), i.e. channel first. The dimension ordering is the same as that of the data stride. In an HWC format, the data along the channel is stored with a stride of 1, data along the width is stored with a stride of the channel count, and data along the height is stored with a stride of (channel count × image width). The data layout has no impact on the matrix-multiplication operations, as long as the dimension order of both weights and images is the same. The im2col operations are performed along the width and height dimensions only. The HWC-style layout enables efficient data movement, as data for each pixel (i.e. at the same x,y location) is stored contiguously and can be copied efficiently with SIMD instructions. To validate this, we implemented both CHW and HWC versions and compared the runtime on a Cortex-M7. The results are highlighted in Fig. 10 , where we fixed the HWC input to be 16x16x16 and swept the number of output channels. When the output channel value is zero, it means that the software performs only im2col and no matrix-multiplication operation. Compared to CHW layout, HWC has less im2col runtime with the same matrix-multiplication performance. Therefore, we implement the convolution kernels assuming that the data layout is in HWC format. Recently, MobileNets using depthwise separable convolution have been proposed as an efficient alternative to the standard 3D convolution operation [11] . Depthwise separable convolution has been used to achieve compact network architectures, which are particularly useful for resource-constrained devices [12] . CMSIS-NN kernels also include support for a depthwise separable convolution layer.
Pooling
Pooling layers are typically inserted in between convolution layers to reduce the feature dimensions and thus the number of parameters and computations in the network. Similar to convolution, pooling is a window-based operation with a given kernel size, stride and padding. Unlike convolution, pooling typically operates within the same channel, and is independent of data in the other channels. Pooling is usually performed with a stride size greater than 1, so the output features will have smaller width and height.
There are two common types of pooling layers: average pooling, which calculates the average value of all pixels within the window, and max pooling, which calculates the maximum value. Pooling can be implemented as a nested for-loop over each window, e.g. pooling layers in Caffe [13] . One efficient alternative is to split the pooling operation into x-pooling (i.e. along the width) and then y-pooling (i.e. along the height). This way, the max/average operations along the x-direction can be reused along the y-direction, allowing the total number of operations to be reduced. We call this approach split x-y pooling. One potential issue with split x-y pooling is the data arrangement, as additional memory may be required to store the intermediate results after x-pooling.
Our pooling kernels are implemented with split x-y pooling as, based on our experiments, the split x-y pooling is significantly faster than the window-based pooling. To eliminate the need for additional memory, the kernels perform the pooling operations in situ. This makes the pooling layer a destructive operation on the input. An example of an in situ max pooling implementation on a 1D array is illustrated in Fig. 11 . The same operation can be extended for high dimensional data where each element can represent an array. For example, when performing x-pooling with HWC image data, each element block in Fig. 11 can represent an array of size equal to the number of channels, i.e. all the channel data for one pixel. If each block represents an entire image row, this will effectively perform y-pooling. Compared to window-based pooling, the in situ split x-y pooling achieves 4.5X speed-up with no additional memory overhead. 
Activation Functions
The role of an activation function is to add non-linearity in the network. The most commonly used activations functions are ReLU, sigmoid and tanh.
ReLU
Rectified-Linear Unit (ReLU) layer is a common activation function for neural networks. The operation is f (x) = max(0, x), which is 0 when x < 0 and linear with a slope of 1 when x > 0. A simple implementation (e.g. in Caffe) loops over all elements and make them 0 if they are negative.
Since we mostly use q7_t type data, ReLU can be implemented using a similar concept as SWAR (SIMD within a register). The key is to identify the sign bit of the q7_t number and make the number 0 if it is negative. Our ReLU kernel implementation is shown in Fig. 12 . The basic idea is to use the MSB of the q7_t number as the sign bit and extend it into a mask by using the byte-level subtraction instruction (__QSU B8). This SWAR approach provides about 4X speed-up compared to the conventional approach of going over each element. Figure 12 : Illustration of the optimized ReLU kernel. The MSB of each q7_t data is used to construct a data mask. If the number is negative, i.e. the sign bit is 1, the mask is 0xFF, which will make the output 0.
Sigmoid and Tanh
Sigmoid and tanh are other common activation functions that are typically used in recurrent neural networks. Computing these activation functions requires the use of dedicated math functions and can be computationally expensive on Cortex-M CPUs, hence we implement them using a table-lookup approach with fixed-point input and output. There are two possible ways to do this, the first of which is to use a unified table for all ranges with fixed input granularity. In this implementation, the MSB of the input is used to identify the corresponding entries in the look-up 
Experimental Results
We tested the CMSIS-NN kernels on a CNN trained on the CIFAR-10 dataset, consisting of 60,000 32x32 color images divided into 10 output classes. The network topology is based on the built-in example provided in Caffe, with three convolution layers and one fully-connected layer. All the layer weights and activation data are quantized to q7_t format. The layer parameters and the detailed runtime results using the CMSIS-NN kernels are shown in the The pre-quantized network achieves an accuracy of 80.3% on the CIFAR-10 test set. The 8-bit quantized network running on Arm Cortex-M7 core achieves 79.9% accuracy. Maximum memory footprint using the CMSIS-NN kernels is ∼133 KB, where convolutions are implemented with partial im2col to save memory, followed by matrix-multiplication. Memory footprint without partial im2col would be ∼332 KB and the neural network would not fit on the board.
To quantify the benefits of CMSIS-NN kernels over existing solutions, we also implemented a baseline version using a 1D convolution function (arm_conv from CMSIS-DSP), Caffe-like pooling and ReLU. For the CNN application, Table 2 summarizes the comparison results of the baseline functions and the CMSIS-NN kernels. The CMSIS-NN kernels achieve 2.6X to 5.4X improvement in runtime/throughput over the baseline functions. The energy efficiency improvement is also in line with the throughput improvement. 
Conclusion
We developed CMSIS-NN to maximize the performance and minimize the memory footprint of neural networks on Arm Cortex-M CPUs. Neural network inference based on CMSIS-NN kernels achieved 4.6X improvement in runtime/throughput and 4.9X improvement in energy efficiency for a convolutional neural network targeting the CIFAR-10 dataset. The CMSIS-NN kernels are available at https://github.com/ARM-software/CMSIS_5. The application code can directly use these kernels to implement neural network algorithms on Arm Cortex-M CPUs. Alternatively, these kernels can be used as primitives by machine learning frameworks to deploy trained models.
